Three Days Workshop on
“Advanced Digital Design Flow using Cadence”
01\textsuperscript{st} - 03\textsuperscript{rd}, March 2018

Co-ordinators
Dr. M. Kannan
Dr. D. Meganathan
Mr. E. Konguvel

Target Audience
UG/PG students, Research Scholars, Academicians and R&D personnel from industries.

Registration
Course Fee (in INR):
Academicians/R&D personnel: 1500/-
Researchers/PG/UG Students: 1000/-
Registration shall be done on “First Come First Serve” basis. Seats are limited to 40. Registration shall be done only by using the following link or by scanning the QR code:

CLICK HERE
(For Registration)

Interested aspirants shall send (through post) the printed copy of filled-in registration response (the E-mail you receive after online registration) & Demand Draft in favour of “The Dean, MIT Campus” payable at Chennai to the following address:
The Co-ordinator,
Three Days Workshop on
“Advanced Digital Design Flow using Cadence”
Department of Electronics Engineering
MIT Campus, Anna University,
Chrompet, Chennai - 600044.
vlsielex17@gmail.com, 8015823900
www.annauniv.edu www.mitindia.edu

Course Schema

<table>
<thead>
<tr>
<th>Day—I</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>♦ Introduction</td>
<td></td>
</tr>
<tr>
<td>♦ VLSI Design flow – Overview</td>
<td></td>
</tr>
<tr>
<td>♦ Semicustom IC Design – Requirements and focus</td>
<td></td>
</tr>
<tr>
<td>♦ ASIC Design flow</td>
<td></td>
</tr>
<tr>
<td>Day—II</td>
<td></td>
</tr>
<tr>
<td>♦ CADENCE platform for digital design - Incisive, RTL Compiler, Encounter</td>
<td></td>
</tr>
<tr>
<td>♦ HDL Capturing and Functional Simulation of HDL codes.</td>
<td></td>
</tr>
<tr>
<td>♦ Synthesis of HDL Designs by introducing timing constraints using Encounter RTL Compiler.</td>
<td></td>
</tr>
<tr>
<td>♦ Analysis of reports of the design with different efforts for Area, Power, Timing, Logic and Netlist</td>
<td></td>
</tr>
<tr>
<td>Day—III</td>
<td></td>
</tr>
<tr>
<td>♦ Floor Planning</td>
<td></td>
</tr>
<tr>
<td>♦ Power Planning</td>
<td></td>
</tr>
<tr>
<td>♦ Placement</td>
<td></td>
</tr>
<tr>
<td>♦ CTS</td>
<td></td>
</tr>
<tr>
<td>♦ Optimizations</td>
<td></td>
</tr>
<tr>
<td>♦ Routing</td>
<td></td>
</tr>
<tr>
<td>♦ Timing Analysis</td>
<td></td>
</tr>
<tr>
<td>♦ Generating Stream data file (GDSII)</td>
<td></td>
</tr>
</tbody>
</table>

Organized by
Department of Electronics Engineering,
Madras Institute of Technology Campus,
Anna University, Chennai – 600044.
About Anna University Chennai
Anna University was established on 4th September 1978 as unitary type of University. Its constituent colleges are College of Engineering, Madras Institute of Technology, Alagappa College of Technology and School of Architecture and Planning. It offers higher education in Engineering, Technology and allied Sciences that are relevant to the present needs of the society. Anna University has a strong vision to impart excellence in education, research and societal service through highly dedicated and competent teachers who are also expert researchers in various emerging and cutting edge technologies. Besides promoting research and disseminating knowledge gained there from, it fosters cooperation between the academic and industrial communities.

About MIT Campus
Madras Institute of Technology is a pioneer institute established by the great visionary and industrialist Late Shri C. Rajam on 18th of July 1949 and it merged with Anna University in the year 1978. The educational practice of this institution is application oriented, thereby helping the students make a smooth transition from college to the industrial world. This is reflected in the profile of vast number of MIT alumni occupying key positions in various MNCs and Research Organizations across the globe. Shri Dr. APJ Abdul Kalam, our former president of India, is an alumnus of MIT.

About Electronics Engineering
The Department of Electronics Engineering established in the year 1949 has its core strength in the area of Electronics & Communication technology. The cutting edge research areas include Communication Technologies Wireless Communication, Signal Processing, Image Processing & Pattern Recognition, Network Security, Sensor Networks, Optical Communication, and VLSI. The department is supported by DST-FIST & UGC–DRS-SAP Phase II program. The academic programs have an optimum mix of Electronics, Communication and Computer Engineering and adherence to strict quality norms in teaching and evaluation has always been the strength of the department. Students are enabled to be socially conscious and technologically skilled so as to contribute towards socially relevant technical problems of contemporary India.

About Entuple Technologies
Entuple is a next generation solutions enabler in cutting edge technologies. Entuple delivers world class simulation solutions in Applied Electromagnetics, Semiconductor (VLSI), System Design & Reliability, Mechanical, CFD and RF. Our product solutions include PCB Prototyping, Planer Antenna prototyping systems. Entuple has developed its own range of semiconductor based power drives and process control solutions. We cater to wide range of customers in semiconductor, manufacturing, defense & aerospace and academia.

Organizing Committee
Chief Patron
Vice Chancellor
Anna University, Chennai

Patron
Dr. S. Ganesan
Registrar,
Anna University, Chennai

Chairman
Dr. A. Rajadurai
Dean – MIT Campus,
Anna University, Chennai

Co-ordinators
Dr. M. Kannan
Associate Professor & Head,
Dept. of Electronics Engineering,
MIT Campus, Anna University

Dr. D. Meganathan
Assistant Professor,
Dept. of Electronics Engineering,
MIT Campus, Anna University

Mr. E. Konguvel
Teaching Fellow,
Dept. of Electronics Engineering,
MIT Campus, Anna University

Important Dates
Last Date of receipt of application with DD: 24.02.2018
Intimation of selection (Only through E-Mail): 26.02.2018